

Table of Contents

Page	Title		Page	Title		Page	Title	
01	TABLE OF CONTENTS		31	Power/Volume Button Debug <small>Ref MAD</small>		61	SSD POWER 1.1V & 06.V <small>Ref MAD</small>	
02	Change History		32	Sensors <small>Ref MAD AND HOB</small>		62	+1.8VSB & Load SW	
03	BLOCK DIAGRAM		33	Debug Conn		63	CHARGER	
04	CLOCK DISTRIBUTION		34	SAM_1_PWR_ADC_Debug		64	+5V Load SW	
05	SIGNAL & RESET MAP		35	SAM_2		65	+3P3V Load SW	
06	POWER FLOW 1 of 3		36	X		66	VCCIN Coontroller	
07	POWER FLOW 2 of 3		37	Level Shifters		67	VCCIN DRMOS	
08	POWER FLOW 3 of 3		38	TPM		68	VCCINAUX Controller	
09	I2C MAP		39	Temp Sensor		69	VCCINAUX DRMOS	
10	CPU(1)_Disp,Type-C,MISC		40	REALTEK ALC3300-GRT CODEC		70	SL1 PWR/ BATT CONN.	
11	CPU(2)_LPDDR		41	Headphone/Speaker Connector <small>Ref MAD</small>		71	SL1 SIGNALS	
12	CPU(3)_ICL POWER1_DDR_VCCSTG		42	Audio Smart Amp		72	+3P3V_HPD/LCD backlight <small>Ref MAD</small>	
13	CPU(4)_ICL_POWER2_VCCIN		43	SSD BGA Type <small>Ref MAD</small>		73	X	
14	CPU(5)_GND		44	X		74	Blade Interface <small>Ref HBR</small>	
15	CPU(6)_CFG_RESERVED		45	USB A 3.1 Port		75	X	
16	LPDDR4x (1)_MEMORY DOWN		46	DP Dongle Control		76	Testpoints	
17	LPDDR4x (2)_MEMORY DOWN		47	Microphone_rear <small>Ref MAD</small>		77	USB Type-C Port	
18	SFF		48	REALTEK RTS5343-GR SDXC <small>Ref MAD</small>		78	X	
19	X		49	Camera IR <small>Ref MAD</small>		79	USB Type-C PD	
20	PCH(1)_SD,HDA,RTC, CLK		50	Wi-Fi_BT <small>New 1216 Type</small>		80	Mechanical Parts	
21	PCH(2)_CLK,SMB,LPC, SPI		51	eDP connector <small>Ref MAD</small>		81	X	
22	PCH(3)_SYS PWR CONTR		52	X		82	X	
23	PCH(4)_CSI,eMMC,CNVi		53	Camera Rear <small>Ref MAD</small>				
24	PCH(5)_PCIE,USB		54	Camera Front <small>Ref MAD</small>				
25	PCH(6)_CPU,GPIO,MISC		55	VA and VCCRTC				
26	PCH(7)_POWER		56	+VCCSTG				
27	PCH(8)_VCCIN_AUX_Decoupling		57	Camera Power <small>Ref MAD</small>				
28	Power Monitor		58	Silego Controller				
29	Type-C Debug		59	+5VSB & +3P3VSB				
30	Touch Con & Key <small>Ref MAD</small>		60	+1P2V_DUAL&+0P6V_DDR_VDDQ				

CAD Note:

Property: BUILD-OPT  
DNP = Do Not Place

DBG\_S - Replace with board short for MP  
DBG\_R - Replace with lower cost component for MP  
DBG\_N - Install for Non-Debug Builds  
DBG\_D - Remove from BOM (Depopulate) for MP  
DBG\_T - Used for Telemetry in MP as needed  
DBG\_TS - Used for Telemetry in MP as needed. This part needs to be replaced with a short if telemetry is not needed.

<Core Design>


Title: <b>Table of Contents</b>	
<OrgAddr1>	
Engineer:	
Size <b>A3</b>	Project Name <b>B52</b>
Date: <b>Friday, June 28, 2019</b>	Sheet <b>1</b> of <b>82</b>

Rev <RevCodes>




Item	Date	SCH Page/Title/Function	PCB Rev.	Designator (Reference \	Reason	Notes	Action/Details of change	Status (open/close)	Change Impact		
									BOM	SCH	PCB/Layout
1	2019/1/11	34. SAM Power, ADC, & Debug	R1.01	Microsoft	A SAM's GPIO missed for Blade detection.		Connect U3400 PIO1_21 (BLADE_RX) to PIO1_0	CLOSE		V	
2	2019/1/11	32. On Board-Sensors	R1.01	Microsoft	I2C port selection miss-alignment with SW team on Ambient Color Sensor.		Move I2C connection from ISH to PCH I2C4 EV0.9 design ALS_SCL/SDL were connect to PCH_SENSOR_ISH_SCL/ PCH_SENSOR_ISH_SDA, now is connect to I2C4_SDA/ I2C4_SCL and reserved PU RES.	CLOSE		V	
3	2019/1/11	10. CPU(1)_Disp,Type-C,MISC	R1.01	Microsoft	Wrong connection on chipset DDC, SL docking DP ++(HDMI) won't be functional.		TCPC port 4 for SL40, so we should use DDP4. SLDP_CTRL_CLK change from U1001.DK34 to DN33 (DDP3 DDP4) SLDP_CTRL_DATA change from U1001.DL34 to DL33 (DDP3 DDP4)	CLOSE		V	
4	2019/1/23	51. eDP connector	R1.01	Microsoft	HW & SW miss-alignment on LCD backlight control. If no change, instant on LOGO will become darker.		Have some BOM change for this item on Page 51. <del>non-stuff</del> : R5180 · R5118 · R5120 · R5123 · R5122 · R5121 · C5101 · U5102 <del>stuff</del> : U5103 · C5115 · R5116 · R5114 · R5117 · R5110 · R5115	CLOSE		V	
5	2019/1/23	71. SL1 SIGNALS	R1.01	Microsoft	Wrong connection on DP lane connection on SL. Low resolution panel will malfunction with SL dock + DP monitor.		U7910 DP input and output lane swap from DATA0- DATA2- DATA1- DATA3 to DATA0- DATA1- DATA2- DATA3  Swap U7910 AUX P/N connection: from SL_AUX_DP--> AUXn, SL_AUX_DN--> AUXp to SL_AUX_DP--> AUXp, SL_AUX_DN--> AUXn	CLOSE		V	
6	2019/1/23	49. Camera IR	R1.01	Microsoft	Wrong connection on camera crystal control signal.		Change CAM_IR_PWR_EN from X4901.4 to X4901.1	CLOSE		V	
7	2019/1/24	48. SDXC	R1.01	Microsoft	Since SDXC BtoB connector will EOL, we change connector to (MOLEX/503772-1620).		7. Since SDXC BtoB connector (J4801) will be EOL, we change another connector to (MOLEX/503772-1620)	CLOSE		V	
8	2019/1/24	25. PCH(6)_CPU,GPIO,MISC	R1.01	Microsoft	DNP U2505 on page 25( FCU is no need in EV1 stage)		C2501 · U2502 · R2554 · R2558 BOM change to DNP	CLOSE		V	
9	2019/1/24	32. On Board-Sensors	R1.01	Microsoft	BOM change of hall sensor		R3202 · R3204 · R3205 · R3206 BOM change from DNP to DBG_D for debug easier.	CLOSE		V	
10	2019/1/25	38. TPM	R1.01	Microsoft	Add PU for TPM from Vander request.		1.U1001.DP15 (PCH_SERIRQ) add PU 10K to +1P8VSB. 2.U3801.20 (SPI_TPM_CS#) add PU 10K to +1P8V_TPM.	CLOSE		V	
11	2019/1/25	21. PCH(2)_CLK,SMB,eSPI, SPI	R1.01	Microsoft	Remove Debug component		1.Remove J2102 portiom R2166 · R2712 · R2168 · R2171 · R2165 · R2170 · R2167 · R2164 · R2169 2.Remove R2157 · R2114 · R2131 · R2116 · R2165 · R2136 · R2139 · R2159 · R2160 · R2161 · R2162 · R2156 3.Remove J2101 portion R2163 · R21272 · R2173 Q2101	CLOSE		V	
12	2019/1/25	43. SSD BGA Type	R1.01	Microsoft	Samsung SSD circuit need to improve to schematic.		1.add Voltage Detector circuit and connected to W17 (U4303) 2.Add Test Point for TCK and TMS(TP4329/TP4330) 3.add 10uF for internal LDO U16/R16(C4342) 4.add test point for L16 (TP4328) 5.add Pull-up Resistor for N16 (R4352) 6.change cap and resistor value R4335 from 0ohm to 243ohm · C4340/C4341 from 5.6pf to 10pf	CLOSE		V	
13	2019/1/29	59. +5VSB & +3P3VSB	R1.01	Microsoft	eparate the EN pin of +5VSB from +3P3VSB		To connect SAM PIO4_11 to EN of +5VSB and PIO0_0 to +5VSB power good signal. And in case something wrong, please keep 0R option to go back solution	CLOSE		V	
14	2019/1/30	79. Type C PD controller	R1.01	Microsoft	Apple charger failing to work under dead battery condition		DNP the PU R7916 to SAM_3P3V_PD_EN and add a PD instead.	CLOSE		V	













Last Update - Feb 13 2018










# CPU Power Delivery



<Core Design>

Title: <b>POWER FLOW(2 OF 2)</b>	
Engineer: <b>&lt;OrgAddr1&gt;</b>	
Size: <b>A3</b>	Project Name: <b>B52</b>
Date: <b>Friday, June 28, 2019</b>	Rev: <b>1.00</b>
Sheet <b>7</b> of <b>82</b>	




CAD Note:

Defaults: Footprint SMD 0201, Cap tmp Coeff X5R, 1% resistors

Title: Power States	
Engineer: <OrgAddr1>	
Size A3	Project Name B52
Date: Friday, June 28, 2019	Rev 1.00
Sheet 8 of 82	



# I2C & SMBUS Map




Title: 09. I2C MAP


Engineer: <OrgAddris>

Size	Project Name	Rev
A2	B52	1.00
Date: Friday, June 28, 2019 Sheet 9 of 82		

















<b>&lt;OrgName&gt;</b>		<b>Title:</b> CPU(3)_ICL_POWER1	
<b>Engineer:</b>		<OrgAddr1>	
<b>Size</b>	<b>Project Name</b>	<b>Flw</b>	
Custom	B52	1.00	
<b>Date:</b> Friday, June 28, 2019	<b>Sheet</b> 12	<b>of</b> 82	






Place closest possible to package along the plane breakout close to A29.










CFG4	
0 Default	enable eDP
1	Disable eDP



<OrgName>		Title: CPU(6)_CFG,RESERVED	
Size		Engineer: <OrgAddr1>	
Custom	B52	Rev 1.00	
Date: Friday, June 28, 2019		Sheet 15 of 82	












Signal	Pin #	Interface	Pin #	Signal
CS0	1	PCI-VISA USB-PC	1	CS0
USB2_DP	2		4	USB2_DP
CS0	3		5	CS0
USB2_DN	4		6	USB2_DN
VBUS	7		8	VBUS
VBUS	15		16	VBUS
USC_XCI	17		18	USC_XCI
USC_S0A	19		20	USC_S0A
CS0	21		22	CS0
MAPPRO_P0A0	23		24	MAPPRO_P0A0
MAPPRO_P0A1	25		26	MAPPRO_P0A1
MAPPRO_P0A2	27		28	MAPPRO_P0A2
MAPPRO_P0A3	29		30	MAPPRO_P0A3
MAPPRO_P0A4	31		32	MAPPRO_P0A4
MAPPRO_P0A5	33		34	MAPPRO_P0A5
MAPPRO_P0A6	35		36	MAPPRO_P0A6
MAPPRO_P0A7	37		38	MAPPRO_P0A7
MAPPRO_P0A8	39		40	MAPPRO_P0A8
MAPPRO_P0A9	41		42	MAPPRO_P0A9
MAPPRO_P0A10	43		44	MAPPRO_P0A10
MAPPRO_P0A11	45		46	MAPPRO_P0A11
MAPPRO_P0A12	47		48	MAPPRO_P0A12
MAPPRO_P0A13	49		50	MAPPRO_P0A13
MAPPRO_P0A14	51		52	MAPPRO_P0A14
MAPPRO_P0A15	53		54	MAPPRO_P0A15
MAPPRO_P0A16	55		56	MAPPRO_P0A16
MAPPRO_P0A17	57		58	MAPPRO_P0A17
MAPPRO_P0A18	59		60	MAPPRO_P0A18
MAPPRO_P0A19	61		62	MAPPRO_P0A19
MAPPRO_P0A20	63		64	MAPPRO_P0A20
MAPPRO_P0A21	65		66	MAPPRO_P0A21
MAPPRO_P0A22	67		68	MAPPRO_P0A22
MAPPRO_P0A23	69		70	MAPPRO_P0A23
MAPPRO_P0A24	71		72	MAPPRO_P0A24
MAPPRO_P0A25	73		74	MAPPRO_P0A25
MAPPRO_P0A26	75		76	MAPPRO_P0A26
MAPPRO_P0A27	77		78	MAPPRO_P0A27
MAPPRO_P0A28	79		80	MAPPRO_P0A28
MAPPRO_P0A29	81		82	MAPPRO_P0A29
MAPPRO_P0A30	83		84	MAPPRO_P0A30
MAPPRO_P0A31	85		86	MAPPRO_P0A31
MAPPRO_P0A32	87		88	MAPPRO_P0A32
MAPPRO_P0A33	89		90	MAPPRO_P0A33
MAPPRO_P0A34	91		92	MAPPRO_P0A34
MAPPRO_P0A35	93		94	MAPPRO_P0A35
MAPPRO_P0A36	95		96	MAPPRO_P0A36
MAPPRO_P0A37	97		98	MAPPRO_P0A37
MAPPRO_P0A38	99		100	MAPPRO_P0A38
MAPPRO_P0A39	101		102	MAPPRO_P0A39
MAPPRO_P0A40	103		104	MAPPRO_P0A40
MAPPRO_P0A41	105		106	MAPPRO_P0A41
MAPPRO_P0A42	107		108	MAPPRO_P0A42
MAPPRO_P0A43	109		110	MAPPRO_P0A43
MAPPRO_P0A44	111		112	MAPPRO_P0A44
MAPPRO_P0A45	113		114	MAPPRO_P0A45
MAPPRO_P0A46	115		116	MAPPRO_P0A46
MAPPRO_P0A47	117		118	MAPPRO_P0A47
MAPPRO_P0A48	119		120	MAPPRO_P0A48
MAPPRO_P0A49	121		122	MAPPRO_P0A49
MAPPRO_P0A50	123		124	MAPPRO_P0A50
MAPPRO_P0A51	125		126	MAPPRO_P0A51
MAPPRO_P0A52	127		128	MAPPRO_P0A52
MAPPRO_P0A53	129		130	MAPPRO_P0A53
MAPPRO_P0A54	131		132	MAPPRO_P0A54
MAPPRO_P0A55	133		134	MAPPRO_P0A55
MAPPRO_P0A56	135		136	MAPPRO_P0A56
MAPPRO_P0A57	137		138	MAPPRO_P0A57
MAPPRO_P0A58	139		140	MAPPRO_P0A58
MAPPRO_P0A59	141		142	MAPPRO_P0A59
MAPPRO_P0A60	143		144	MAPPRO_P0A60
MAPPRO_P0A61	145		146	MAPPRO_P0A61
MAPPRO_P0A62	147		148	MAPPRO_P0A62
MAPPRO_P0A63	149		150	MAPPRO_P0A63
MAPPRO_P0A64	151		152	MAPPRO_P0A64
MAPPRO_P0A65	153		154	MAPPRO_P0A65
MAPPRO_P0A66	155		156	MAPPRO_P0A66
MAPPRO_P0A67	157		158	MAPPRO_P0A67
MAPPRO_P0A68	159		160	MAPPRO_P0A68
MAPPRO_P0A69	161		162	MAPPRO_P0A69
MAPPRO_P0A70	163		164	MAPPRO_P0A70
MAPPRO_P0A71	165		166	MAPPRO_P0A71
MAPPRO_P0A72	167		168	MAPPRO_P0A72
MAPPRO_P0A73	169		170	MAPPRO_P0A73
MAPPRO_P0A74	171		172	MAPPRO_P0A74
MAPPRO_P0A75	173		174	MAPPRO_P0A75
MAPPRO_P0A76	175		176	MAPPRO_P0A76
MAPPRO_P0A77	177		178	MAPPRO_P0A77
MAPPRO_P0A78	179		180	MAPPRO_P0A78
MAPPRO_P0A79	181		182	MAPPRO_P0A79
MAPPRO_P0A80	183		184	MAPPRO_P0A80
MAPPRO_P0A81	185		186	MAPPRO_P0A81
MAPPRO_P0A82	187		188	MAPPRO_P0A82
MAPPRO_P0A83	189		190	MAPPRO_P0A83
MAPPRO_P0A84	191		192	MAPPRO_P0A84
MAPPRO_P0A85	193		194	MAPPRO_P0A85
MAPPRO_P0A86	195		196	MAPPRO_P0A86
MAPPRO_P0A87	197		198	MAPPRO_P0A87
MAPPRO_P0A88	199		200	MAPPRO_P0A88
MAPPRO_P0A89	201		202	MAPPRO_P0A89
MAPPRO_P0A90	203		204	MAPPRO_P0A90
MAPPRO_P0A91	205		206	MAPPRO_P0A91
MAPPRO_P0A92	207		208	MAPPRO_P0A92
MAPPRO_P0A93	209		210	MAPPRO_P0A93
MAPPRO_P0A94	211		212	MAPPRO_P0A94
MAPPRO_P0A95	213		214	MAPPRO_P0A95
MAPPRO_P0A96	215		216	MAPPRO_P0A96
MAPPRO_P0A97	217		218	MAPPRO_P0A97
MAPPRO_P0A98	219		220	MAPPRO_P0A98
MAPPRO_P0A99	221		222	MAPPRO_P0A99
MAPPRO_P0A100	223		224	MAPPRO_P0A100
MAPPRO_P0A101	225		226	MAPPRO_P0A101
MAPPRO_P0A102	227		228	MAPPRO_P0A102
MAPPRO_P0A103	229		230	MAPPRO_P0A103
MAPPRO_P0A104	231		232	MAPPRO_P0A104
MAPPRO_P0A105	233		234	MAPPRO_P0A105
MAPPRO_P0A106	235		236	MAPPRO_P0A106
MAPPRO_P0A107	237		238	MAPPRO_P0A107
MAPPRO_P0A108	239		240	MAPPRO_P0A108
MAPPRO_P0A109	241		242	MAPPRO_P0A109
MAPPRO_P0A110	243		244	MAPPRO_P0A110
MAPPRO_P0A111	245		246	MAPPRO_P0A111
MAPPRO_P0A112	247		248	MAPPRO_P0A112
MAPPRO_P0A113	249		250	MAPPRO_P0A113
MAPPRO_P0A114	251		252	MAPPRO_P0A114
MAPPRO_P0A115	253		254	MAPPRO_P0A115
MAPPRO_P0A116	255		256	MAPPRO_P0A116
MAPPRO_P0A117	257		258	MAPPRO_P0A117
MAPPRO_P0A118	259		260	MAPPRO_P0A118
MAPPRO_P0A119	261		262	MAPPRO_P0A119
MAPPRO_P0A120	263		264	MAPPRO_P0A120
MAPPRO_P0A121	265		266	MAPPRO_P0A121
MAPPRO_P0A122	267		268	MAPPRO_P0A122
MAPPRO_P0A123	269		270	MAPPRO_P0A123
MAPPRO_P0A124	271		272	MAPPRO_P0A124
MAPPRO_P0A125	273		274	MAPPRO_P0A125
MAPPRO_P0A126	275		276	MAPPRO_P0A126
MAPPRO_P0A127	277		278	MAPPRO_P0A127
MAPPRO_P0A128	279		280	MAPPRO_P0A128
MAPPRO_P0A129	281		282	MAPPRO_P0A129
MAPPRO_P0A130	283		284	MAPPRO_P0A130
MAPPRO_P0A131	285		286	MAPPRO_P0A131
MAPPRO_P0A132	287		288	MAPPRO_P0A132
MAPPRO_P0A133	289		290	MAPPRO_P0A133
MAPPRO_P0A134	291		292	MAPPRO_P0A134
MAPPRO_P0A135	293		294	MAPPRO_P0A135
MAPPRO_P0A136	295		296	MAPPRO_P0A136
MAPPRO_P0A137	297		298	MAPPRO_P0A137
MAPPRO_P0A138	299		300	MAPPRO_P0A138
MAPPRO_P0A139	301		302	MAPPRO_P0A139
MAPPRO_P0A140	303		304	MAPPRO_P0A140
MAPPRO_P0A141	305		306	MAPPRO_P0A141
MAPPRO_P0A142	307		308	MAPPRO_P0A142
MAPPRO_P0A143	309		310	MAPPRO_P0A143
MAPPRO_P0A144	311		312	MAPPRO_P0A144
MAPPRO_P0A145	313		314	MAPPRO_P0A145
MAPPRO_P0A146	315		316	MAPPRO_P0A146
MAPPRO_P0A147	317		318	MAPPRO_P0A147
MAPPRO_P0A148	319		320	MAPPRO_P0A148
MAPPRO_P0A149	321		322	MAPPRO_P0A149
MAPPRO_P0A150	323		324	MAPPRO_P0A150
MAPPRO_P0A151	325		326	MAPPRO_P0A151
MAPPRO_P0A152	327		328	MAPPRO_P0A152
MAPPRO_P0A153	329		330	MAPPRO_P0A153
MAPPRO_P0A154	331		332	MAPPRO_P0A154
MAPPRO_P0A155	333		334	MAPPRO_P0A155
MAPPRO_P0A156	335		336	MAPPRO_P0A156
MAPPRO_P0A157	337		338	MAPPRO_P0A157
MAPPRO_P0A158	339		340	MAPPRO_P0A158
MAPPRO_P0A159	341		342	MAPPRO_P0A159
MAPPRO_P0A160	343		344	MAPPRO_P0A160
MAPPRO_P0A161	345		346	MAPPRO_P0A161
MAPPRO_P0A162	347		348	MAPPRO_P0A162
MAPPRO_P0A163	349		350	MAPPRO_P0A163
MAPPRO_P0A164	351		352	MAPPRO_P0A164
MAPPRO_P0A165	353		354	MAPPRO_P0A165
MAPPRO_P0A166	355		356	MAPPRO_P0A166
MAPPRO_P0A167	357		358	MAPPRO_P0A167
MAPPRO_P0A168	359		360	MAPPRO_P0A168
MAPPRO_P0A169	361		362	MAPPRO_P0A169
MAPPRO_P0A170	363		364	MAPPRO_P0A170
MAPPRO_P0A171	365		366	MAPPRO_P0A171
MAPPRO_P0A172	367		368	MAPPRO_P0A172
MAPPRO_P0A173	369		370	MAPPRO_P0A173
MAPPRO_P0A174	371		372	MAPPRO_P0A174
MAPPRO_P0A175	373		374	MAPPRO_P0A175
MAPPRO_P0A176	375		376	MAPPRO_P0A176
MAPPRO_P0A177	377		378	MAPPRO_P0A177
MAPPRO_P0A178	379		380	MAPPRO_P0A178
MAPPRO_P0A179	381		382	MAPPRO_P0A179
MAPPRO_P0A180	383		384	MAPPRO_P0A180
MAPPRO_P0A181	385		386	MAPPRO_P0A181
MAPPRO_P0A182	387		388	MAPPRO_P0A182
MAPPRO_P0A183	389		390	MAPPRO_P0A183
MAPPRO_P0A184	391		392	MAPPRO_P0A184
MAPPRO_P0A185	393		394	MAPPRO_P0A185
MAPPRO_P0A186	395		396	MAPPRO_P0A186
MAPPRO_P0A187	397		398	MAPPRO_P0A187
MAPPRO_P0A188	399		400	MAPPRO_P0A188
MAPPRO_P0A189	401		402	MAPPRO_P0A189
MAPPRO_P0A190	403		404	MAPPRO_P0A190
MAPPRO_P0A191	405		406	MAPPRO_P0A191
MAPPRO_P0A192	407		408	MAPPRO_P0A192
MAPPRO_P0A193	409		410	MAPPRO_P0A193
MAPPRO_P0A194	411		412	MAPPRO_P0A194
MAPPRO_P0A195	413		414	MAPPRO_P0A195
MAPPRO_P0A196	415		416	MAPPRO_P0A196
MAPPRO_P0A197	417		418	MAPPRO_P0A197
MAPPRO_P0A198	419		420	MAPPRO_P0A198
MAPPRO_P0A199	421		422	MAPPRO_P0A199
MAPPRO_P0A200	423		424	MAPPRO_P0A200
MAPPRO_P0A201	425		426	MAPPRO_P0A201
MAPPRO_P0A202	427		428	MAPPRO_P0A202
MAPPRO_P0A203	429		430	MAPPRO_P0A203
MAPPRO_P0A204	431		432	MAPPRO_P0A204
MAPPRO_P0A205	433		434	MAPPRO_P0A205
MAPPRO_P0A206	435		436	MAPPRO_P0A206
MAPPRO_P0A207	437		438	MAPPRO_P0A207
MAPPRO_P0A208	439		440	MAPPRO_P0A208
MAPPRO_P0A209	441		442	MAPPRO_P0A209
MAPPRO_P0A210	443		444	MAPPRO_P0A210
MAPPRO_P0A211	445		446	MAPPRO_P0A211
MAPPRO_P0A212	447		448	MAPPRO_P0A212
MAPPRO_P0A213	449		450	MAPPRO_P0A213
MAPPRO_P0A214	451		452	MAPPRO_P0A214
MAPPRO_P0A215	453		454	MAPPRO_P0A215
MAPPRO_P0A216	455		456	MAPPRO_P0A216
MAPPRO_P0A217	457		458	MAPPRO_P0A217
MAPPRO_P0A218	459		460	MAPPRO_P0A218
MAPPRO_P0A219	461		462	MAPPRO_P0A219
MAPPRO_P0A220	463		464	MAPPRO_P0A220
MAPPRO_P0A221	465		466	MAPPRO_P0A221
MAPPRO_P0A222	467		468	MAPPRO_P0A222
MAPPRO_P0A223	469		470	MAPPRO_P0A223
MAPPRO_P0A224	471		472	MAPPRO_P0A224
MAPPRO_P0A225	473		474	MAPPRO_P0A225
MAPPRO_P0A226	475	476	MAPPRO_P0A226	
MAPPRO_P0A227	477	478	MAPPRO_P0A227	
MAPPRO_P0A228	479	480	MAPPRO_P0A228	
MAPPRO_P0A229	481	482	MAPPRO_P0A229	
MAPPRO_P0A230	483	484	MAPPRO_P0A230	
MAPPRO_P0A231	485	486	MAPPRO_P0A231	
MAPPRO_P0A232	487	488	MAPPRO_P0A232	
MAPPRO_P0A233	489	490	MAPPRO_P0A233	
MAPPRO_P0A234	491	492	MAPPRO_P0A234	
MAPPRO_P0A235	493	494	MAPPRO_P0A235	
MAPPRO_P0A236	495	496	MAPPRO_P0A236	
MAPPRO_P0A237	497	498	MAPPRO_P0A237	
MAPPRO_P0A238	499	500	MAPPRO_P0A238	
MAPPRO_P0A239	501	502	MAPPRO_P0A239	
MAPPRO_P0A240	503	504	MAPPRO_P0A240	
MAPPRO_P0A241	505	506	MAPPRO_P0A241	
MAPPRO_P0A242	507	508	MAPPRO_P0A242	
MAPPRO_P0A243	509	510	MAPPRO_P0A243	
MAPPRO_P0A244	511	512	MAPPRO_P0A244	
MAPPRO_P0A245	513	514	MAPPRO_P0A245	
MAPPRO_P0A246	515	516	MAPPRO_P0A246	
MAPPRO_P0A247	517	518	MAPPRO_P0A247	
MAPPRO_P0A248	519	520	MAPPRO_P0A248	
MAPPRO_P0A249	521	522	MAPPRO_P0A249	
MAPPRO_P0A250	523	524	MAPPRO_P0A250	
MAPPRO_P0A251	525	526	MAPPRO_P0A251	
MAPPRO_P0A252	527	528	MAPPRO_P0A252	
MAPPRO_P0A253	529	530	MAPPRO_P0A253	
MAPPRO_P0A254	531	532	MAPPRO_P0A254	
MAPPRO_P0A255	533	534	MAPPRO_P0A255	
MAPPRO_P0A256	535	536	MAPPRO_P0A256	
MAPPRO_P0A257	537	538	MAPPRO_P0A257	
MAPPRO_P0A258	539	540	MAPPRO_P0A258	
MAPPRO_P0A259	541	542	MAPPRO_P0A259	
MAPPRO_P0A260	543	544	MAPPRO_P0A260	
MAPPRO_P0A261	545	546	MAPPRO_P0A261	
MAPPRO_P0A262	547	548	MAPPRO_P0A262	
MAPPRO_P0A263	549	550	MAPPRO_P0A263	
MAPPRO_P0A264	551	552	MAPPRO_P0A264	
MAPPRO_P0A265	553	554	MAPPRO_P0A265	
MAPPRO_P0A266	555	556	MAPPRO_P0A266	
MAPPRO_P0A267	557	558	MAPPRO_P0A267	



	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1


W x H 372 x 244 mm		Title:			
		Engineer: <OrgAddr1>			
Size	Project Name				Rev
Custom	B52				1.00
Date:	Friday, June 28, 2019		Sheet	19	of 82






Title: <b>PCN(1)_SD,HDA,RTC,CLK</b>			
Engineer: <b>&lt;OrgAddri&gt;</b>			
Size	Project Name		Rev
<b>A2</b>	<b>B52</b>		<b>1.00</b>
Date:	Friday, June 28, 2019		Sheet 20 of 82
















Please place testpoints at back of SoC and as close as possible.








SAM NEED DECIDE TO SET UEFI\_TOP\_SWAP HIGH OR LOW BEFORE ASSERT PCH\_PWROK



CPUINSSC Clock Frequency	
GPP_B23/SML1ALERT#/ PCHHOT#/GSP11_CS1#	
Default	38.4MHz (crystal)
1	19.2MHz (internal divider)

<b>Title:</b> PCH(6)_CPU,GPIO,MISC <b>Engineer:</b> <OrgAddr1>		Rev
Size	Project Name	1.00
Custom	<b>B52</b>	
Date:	Friday, June 28, 2019	Sheet 25 of 82









+VCCIN\_AUX

*Place them as directly below the BGAs as possible*



Title: PCH(8)_decoupling			
Engineer: <OrgAddr1>			
Size	Project Name	Rev	
Custom	B52	1.00	
Date:	Friday, June 28, 2019	Sheet	27 of 82





Address (7b) = 0x10

Address (7b) = 0x12

Address (7b) = 0x14


Part B  
5VSB  
3P3 VSB  
1P8 VSB  
3P3V WWAN

Part C  
3P3 Panel  
Display Backlight  
3P3V SSD

MAX34417 VDD Average Supply Current  
700uA PDNB=VIO and SLOW=GND  
10uA PDNB=GND and SLOW=VIO  
2uA PDNB=GND  
6x700uA=4.2mA  
3.3Vx4.2mA=13.86mW


Title: Power Monitor	
Engineer: <OrgAddt>	
Size: Custom	Rev: 1.00
Date: Friday, June 28, 2019	Sheet: 28 of 32






Debug MUX Selection table for Camaro POC2										USB-C OUTPUT SIGNALS		Function
MUX0_ENH	PD_USB2_MUX_FLIP	USBC_MUX3_SEL	USBC_MUX2_SEL	USBC_MUX1	USBC_MUX0	PD_SAM_DBG_ACC_MODE	USBC_MUX4_SEL					
1	0	X	X	X	X	0	X	USB2_TCPO_DP & USB2_TCPO_DN on A-side, TCPO_BB_SBU1, TCPO_BB_SBU2		Normal function w/ polarity-A	35	
1	1	X	X	X	X	0	X	USB2_TCPO_DP & USB2_TCPO_DN on B-side, TCPO_BB_SBU1, TCPO_BB_SBU2		Normal function w/ polarity-B		
0	X	0	0	X	X	1	0	SWD_CLK, SWD_DIO, SWD_SWO SAM_RESET#, SAM_DBG_RX, SAM_DBG_TX		SAM Programming + SAM DBG (Debug Default mode)		
0	X	0			X	X	1	PCH_ITAG_TCK, PCH_ITAG_TDI, PCH_ITAG_TDO, PCH_ITAG_TMS, XDP_TCK, MUX_SAM_DBG_TX	1	PCH/CPU ITAG Mode + SAM Logging		
0	X	1	0	X	X	1	0	PCH_DBG_TX, PCH_DBG_RX, PM_DBG_TX, I2C_SCL, PM_DBG_I2C_SDA, SAM_DBG_RX, SAM_DBG_TX	1	PCH UART + PM I2C + SAM DBG		
0	X	1	1	0	0	1	0	SAM_BLADE_UART_TX_DBG, SAM_BLADE_UART_RX_DBG, LTE_UART_TX, LTE_UART_RX, SAM_DBG_RX, SAM_DBG_TX		Blade UART & LTE + SAM DBG		
0	X	1	1	0	1	0	0	TS_TCK_I2V8, TS_TDI_I2V8, TS_TDO_I2V8, TS_TMS_I2V8, SAM_DBG_RX, SAM_DBG_TX		Tough ITAG + SAM DBG		
0	X	1	1	1	0	1	0	KIP_SWO_CLK, KIP_SWO_DIO, KIP_TRACE_SWO, SAM_KIP_RST, SAM_DBG_TX, SAM_DBG_RX	1	KIP Programming + SAM DBG		
0	X	1	1	1	1	1	0	SAMTX_PCHRX, PCHTX_SAMRX, SAM_PD_SCL, SAM_PD_SDA, SAM_DBG_RX, SAM_DBG_TX		SAM-PCH UART + SAM-PD I2C + SAM DBG		





W x H 377 x 244 mm		Title: Touch Con & Key	
		Engineer: <OrgAddr1>	
Size	Project Name	Rev	
Custom	B52	1.00	
Date:	Friday, June 28, 2019	Sheet	30 of 82





20160822js1414

Title is: Button &amp; Diagnostic Conn

Report errors to Steven

WH 422 x 273

**Title: Button & Diagnostic Conn**

Engineer: <OrgAddr1>

Project Name: \_\_\_\_\_


Rev: 1.00

Date: \_\_\_\_\_ Sheet 31 of 82


Friday, June 26, 2019




## Hall Lockout 1



## Hall Lockout 2




## Hall Switch



## Blade Closed Backside Lockout Logic

Hall south2	Hall North2	Lockout	Hall south	Blade Hall#
0	0	1	1	1
0	1	1	1	1
1	1	0	1	1
1	0	1	1	1
1	0	1	0	1
0	1	1	0	1
0	0	1	0	1
1	1	0	0	0

## Acc/Gyro




**Critical Layout Note for Mems devices:**

- No traces under part,
- No vias in pads or directly under part,
- All traces entering pads to be same width,
- All traces to enter pads at zero angle.
- All pads to have a trace, even if it is a stub


**Clocking rotation controlled by MEDrawing.**

**(+X Device & +X Surface vectors must be parallel w/same direction**

## Magnetometer



## Gyro and Magnetometer reference Hobart




**Power-Down**  
To put the ISL29033 into a power-down state, the user can set [7 to 5] bits to 0 in Register 0. Or more simply, set all of Register 0 to 0x00. This should be the default when the screen is off.

ALS field of view to be >55 degrees Half Angle Half Power  
To achieve this FOV  
- assuming a 48+/-6um hole array on 150um centers contained in 4.3mm aperture,  
- the top of the ALS chip should reside 1100um below the glass.  
This should provide transmissivity  $[6\% > T(\lambda) > 10.5\% \text{ for } [390\text{nm} < \lambda < 1000\text{nm}]]$ .  
It would be prudent to control the whole array using 30 random samples of 5 wholes measured by CMM/OMM

## Ambient Light Sensor & Front Mic

R3239	R3236	R3248	R3249	R3234	R3253	R3226	R3224	ALS/ANCS
DNP*	DNP	ALL	ALL	ALL	ALL	DNP*	DNP*	ACS (I2C4) I2C4_SCL I2C4_SDA
DNP*	DNP	DNP*	DNP*	DNP*	DNP*	ALL	ALL	ALS ISH1 PCH_SENSOR_ISH_SCL PCH_SENSOR_ISH_SDA
ALL	ALL	DNP*	DNP*	DNP*	DNP*	DNP*	DNP*	ALS I2C3 ALS_I2C3_SCL ALS_I2C3_SDA










# System Aggregator Module



Which Sku Program ID for JALAMA TBL 3400

TBL 3400						
SKU ID_ADC0_CFG_ID_ONES_PIO0_16/ADC_3						
HEX number	binary	Decimal	R3409(ohm)	ADC count lower limit	ADC count upper limit	Jaluma
0	0000	0	1	0	114	
1	0001	1	121	115	308	
2	0010	2	210	310	464	
3	0011	3	301	465	607	
4	0100	4	402	608	755	ACS+NUVOTON TPM+wfll 1216
5	0101	5	510	756	904	ACS+NATIONZ TPM+wfll 1216
6	0110	6	634	905	1078	ACS+TPM+single MEM
7	0111	7	806	1079	1271	ACS+TPM+single MEM
8	1000	8	1000	1272	1485	ACS+NUVOTON TPM+wfll 1216
9	1001	9	1300	1486	1756	ALS+NATIONZ TPM+wfll 1216
A	1010	10	1740	1757	2060	ALS+TPM+dual MEM
B	1011	11	2370	2061	2398	ALS+TPM+single MEM
C	1100	12	3400	2399	2765	
D	1101	13	4990	2766	3166	
E	1110	14	10000	3167	3676	
F	1111	15	100000	3672	4096	

Memory_ID_ADC1_CFG_ID_TENS-P00_16/ADC0_4						
HEX number	binary	Decimal	R340R(ohm)	ADC count lower limit	ADC count upper limit	Label
0	0000	0	1	0	114	LP4x_2GB_K4U6E354AA-MGCL_SAMSUNG_M1100565-01
1	0001	1	121	115	309	LP4x_4GB_K4U6E3DAAA-MGCL_SAMSUNG_M1100590-01
2	0010	2	210	310	464	LP4x_2GB_M135E512M3D2N-046 WT_E_Micron
3	0011	3	311	465	607	LP4x_4GB_M135E312G3D2N-046 WT_E_Micron
4	0100	4	402	608	755	
5	0101	5	510	756	904	LP4x_2GB_H9HCNNBKMALH-NEE_Hynix_M1102096-01
6	0110	6	634	905	1078	LP4x_4GB_H9HCNNCPMALH-NEE_Hynix_M1102097-01

Build_ID_ADC2_CFG_ID_HUNS_RIO2_WADC0_7						
HEX number	binary	Decimal	R3407(ohm)	ADC count lower limit	ADC count upper limit	Jalama
0	0000	0	1	0	114	Jalama Pre EV0.9
1	0001	1	121	115	309	Jalama EV1.0A
2	0010	2	210	310	464	Jalama EV1.0B
3	0011	3	301	465	607	Jalama EV1.5
4	0100	4	402	608	765	Jalama DV0.9
5	0101	5	510	756	904	Jalama DV1.0
6	0110	6	634	905	1078	Jalama DV1.0B Debug
7	0111	7	806	1079	1271	Jalama DV1.0B Reti
8	1000	8	1000	1272	1485	Jalama DV1.0C Debug
9	1001	9	1300	1486	1756	Jalama DV1.0C Reti

Program_ID_ADC3-CFG_ID_TH0S-PI02_1/ADC0_8						
HEX number	binary	Decimal	R3406(ohm)	ADC count lower limit	ADC count upper limit	
0	0000	0	1	0	114	
1	0001	1	121	115	309	
2	0010	2	210	310	464	Jalapa
3	0011	3	301	465	607	

W = 14.432 x .318 mm

<h1 style="text-align: center;">SAM Power, ADC, &amp; Debug</h1>			
<p style="text-align: center;">Title:</p>			
<p>&lt;OrgName&gt;      Engineer:      &lt;OrgAddr1&gt;</p>		<p>Project Name:      Rev</p>	
Size	A2	B52	1.00
Date:	Friday, June 28, 2019		Sheet      34      of      82



















[illegible]

**Trusted Platform Module**

### TBL3801

Ref	Nuvoton	NationZ
R3804	NO-STUFF	X811786-001
R3805	X811786-001	NO-STUFF
R3806	NO-STUFF	X811786-001
R3807	NO-STUFF	X811786-001
R3808	NO-STUFF	X811786-001
R3809	NO-STUFF	X811786-001
C3807	NO-STUFF	M1091281-001
U3801	M1041056-001	M1038560-001

The schematic shows the connection of the TBL3801 module to the system. Key components and connections include:

- Power Connections:** +1P8V\_VSB and +1P8V\_TPM are connected through resistors (R3808, R3813, R3814) and capacitors (C3807, C3801, C3806, C3805).
- Signal Connections:** SCLK, PLTRST#, SDA/GPIO0, SCL/GPIO1, PIRQ#/GPIO2, GPIO3, GPIO4, SCS#/GPIO5, PP/GPIO6, MOSI/GPIO7, MISO, GND\_1, GND\_2, GND\_3.
- Resistors:** R3804 (0ohm), R3806 (0ohm), R3807 (0ohm), R3808 (0ohm), R3809 (TBL3801 0ohm), R3813 (4.99KOhm), R3814 (4.99KOhm), R3817 (0Ohm).
- Capacitors:** C3804 (22PF/25V), C3807 (10V 0.1UF/10V), C3801 (0.1UF/0V), C3806 (0.1UF/0V), C3805 (0.1UF/0V).
- Jumpers:** TP3801, TP3802, TP3803, TP3804 (all NO\_BOM).

Neet INT Conn, May need add'l cfg for NatZ

Jalapa 0125 follow vander feedback add PU

W x H 557 x 231 mm

Title: <b>TPM</b>	
<OrgName>	Engineer: <OrgAddr1>
Size Project Name	Rev
Custom <b>B52</b>	1.00
Date: Friday, June 28, 2019	Sheet 38 of 82

**Trusted Platform Module**

### TBL3801

Ref	Nuvoton	NationZ
R3804	NO-STUFF	X811786-001
R3805	X811786-001	NO-STUFF
R3806	NO-STUFF	X811786-001
R3807	NO-STUFF	X811786-001
R3808	NO-STUFF	X811786-001
R3809	NO-STUFF	X811786-001
C3807	NO-STUFF	M1091281-001
U3801	M1041056-001	M1038560-001

The schematic shows the connection of the TBL3801 module to the system. Key components and connections include:



- Power Connections:** +1P8V\_VSB and +1P8V\_TPM are connected through resistors (R3808, R3813, R3814) and capacitors (C3807, C3801, C3806, C3805).
- Signal Connections:** SCLK, PLTRST#, SDA/GPIO0, SCL/GPIO1, PIRQ#/GPIO2, GPIO3, GPIO4, SCS#/GPIO5, PP/GPIO6, MOSI/GPIO7, MISO, GND\_1, GND\_2, GND\_3.
- Resistors:** R3804 (0ohm), R3806 (0ohm), R3807 (0ohm), R3808 (0ohm), R3809 (TBL3801 0ohm), R3813 (4.99KOhm), R3814 (4.99KOhm), R3817 (0Ohm).
- Capacitors:** C3804 (22PF/25V), C3807 (10V 0.1UF/10V), C3801 (0.1UF/0V), C3806 (0.1UF/0V), C3805 (0.1UF/0V).
- Jumpers:** TP3801 NO\_BOM, TP3802 NO\_BOM, TP3803 NO\_BOM, TP3804 NO\_BOM.

Neet INT Conn, May need add'l cfg for NatZ

Jalapa 0125 follow vander feedback add PU

W x H 557 x 231 mm

Title: <b>TPM</b>	
<OrgName>	Engineer: <OrgAddr1>
Size Project Name	Rev
Custom <b>B52</b>	1.00
Date: Friday, June 28, 2019	Sheet 38 of 82



**Trusted Platform Module**

### TBL3801

Ref	Nuvoton	NationZ
R3804	NO-STUFF	X811786-001
R3805	X811786-001	NO-STUFF
R3806	NO-STUFF	X811786-001
R3807	NO-STUFF	X811786-001
R3808	NO-STUFF	X811786-001
R3809	NO-STUFF	X811786-001
C3807	NO-STUFF	M1091281-001
U3801	M1041056-001	M1038560-001

The schematic shows the connection of the TBL3801 module to the system. Key components and connections include:

- Power Rails:** +1P8V\_VSB and +1P8V\_TPM.
- Resistors:** R3804 (0ohm), R3805 (0ohm), R3806 (0ohm), R3807 (0ohm), R3808 (0ohm), R3809 (0ohm).
- Capacitors:** C3804 (22PF/25V), C3807 (10V, 0.1UF/10V).
- I/O Pins:** SCLK, PLTRST#, SDA/GPIO0, SCL/GPIO1, PIRQ#/GPIO2, GPIO3, GPIO4, SCS#/GPIO5, PP/GPIO6, MOSI/GPIO7, MISO, GND\_1, GND\_2, GND\_3.
- Jumpers:** TP3801, TP3802, TP3803, TP3804.

This detailed circuit diagram illustrates the internal connections of the TPM module. It shows the following components and their connections:

- Power Rails:** +1P8V\_VSB and +1P8V\_TPM.
- Resistors:** R3804 (0ohm), R3805 (0ohm), R3806 (0ohm), R3807 (0ohm), R3808 (0ohm), R3809 (0ohm).
- Capacitors:** C3804 (22PF/25V), C3807 (10V, 0.1UF/10V).
- I/O Pins:** SCLK, PLTRST#, SDA/GPIO0, SCL/GPIO1, PIRQ#/GPIO2, GPIO3, GPIO4, SCS#/GPIO5, PP/GPIO6, MOSI/GPIO7, MISO, GND\_1, GND\_2, GND\_3.
- Jumpers:** TP3801, TP3802, TP3803, TP3804.

Neet INT Conn, May need add'l cfg for NatZ

Jalama 0125 follow vander feedback add PU

Title: **TPM**

<OrgName> Engineer: <OrgAddr1>

Size Project Name Rev  
Custom **B52** 1.00

Date: Friday, June 28, 2019 Sheet 38 of 82

[illegible][illegible][illegible][illegible]

# Trusted Platform Module

## TBL3801

Ref	Nuvoton	NationZ
R3804	NO-STUFF	X811786-001
R3805	X811786-001	NO-STUFF
R3806	NO-STUFF	X811786-001
R3807	NO-STUFF	X811786-001
R3808	NO-STUFF	X811786-001
R3809	NO-STUFF	X811786-001
C3807	NO-STUFF	M1091281-001
U3801	M1041056-001	M1038560-001

Neet INT Conn, May need add'l cfg for NatZ

Jalama 0125 follow vander feedback add PU

Title: <b>TPM</b>		
<OrgName>		Engineer: <OrgAddr1>
Size	Project Name	Rev
Custom	<b>B52</b>	1.00
Date: Friday, June 28, 2019	Sheet	38 of 82

W x H 357 x 231 mm

# Trusted Platform Module

## TBL3801

Ref	Nuvoton	NationZ
R3804	NO-STUFF	X811786-001
R3805	X811786-001	NO-STUFF
R3806	NO-STUFF	X811786-001
R3807	NO-STUFF	X811786-001
R3808	NO-STUFF	X811786-001
R3809	NO-STUFF	X811786-001
C3807	NO-STUFF	M1091281-001
U3801	M1041056-001	M1038560-001

Neet INT Conn, May need add'l cfg for NatZ


Title: <b>TPM</b>	
<OrgName>	Engineer: <OrgAddr1>
Size	Project Name
Custom	<b>B52</b>
Date: Friday, June 28, 2019	Sheet 38 of 82

W x H 357 x 231 mm

Rev 1.00




## FAN Connector



250uA for 32conv/sec

**Skin3** Thermal sensor for CPU / LPDDR

7-bit I2C Address = 0x 4B



250uA for 32conv/sec

**Skin2** Thermal sensor for PCB temp

7-bit I2C Address = 0x49




20160827sjs0527: Temp Sensor/System Fan

*Report errors to Steven*

DEVICE TWO-WIRE ADDRESS	A0 PIN CONNECTION
1001000	Ground
1001001	V+
1001010	SDA
1001011	SCL










# HP/MIC1 Combo Jack

This Page reference Marada



Title: Universal Jack / Speaker HDR /DMIC HDR			
<OrgName>		Engineer: <OrgAddr1>	
Size	Project Name	Rev	
Cuspm	B52	1.00	
Date: Friday, June 28, 2019		Sheet	41 of 82






AM1	AM0	PWM SW Frequency (KHz)		
		Min.	Typical	Max.
Low	Low	300	400	500
Low	High	375	500	625
High	Low	450	600	750
High	High	750	1000	1250










Title: Blank	
<OrgAddr>	
Engineer:	
Size	Project Name
Custom	BS2
Date: Friday, June 28, 2018	Rev 1.00
Sheet 44 of 82	


W x H 657 x 425 mm






USB 3.0 Connector Pinouts<sup>[46]</sup>

Pin	Color	Signal name ("A" Connector)	Signal name ("B" Connector)	Description
Shell	N/A	Shield		Metal housing
1	Red	VBUS		Power
2	White	D-		USB 2.0 differential pair
3	Green	D+		
4	Black	GND		Ground for power return
5	Blue	StdA_SSRX-	StdB_SSTX-	SuperSpeed transmitter differential pair
6	Yellow	StdA_SSRX+	StdB_SSTX+	
7	N/A	GND_DRAIN		Ground for signal return
8	Purple	StdA_SSTX-	StdB_SSRX-	SuperSpeed receiver differential pair
9	Orange	StdA_SSTX+	StdB_SSRX+	








TS3USB30E

EN	S	Connection
L	L	AUX for DP [D1 to D]
L	H	DDC for HDMI [D2 to D]
H	X	HI-Z

W x H 337 x 218 mm

Title: <b>DP Dongle Control</b>		
<OrgName>		Engineer: <OrgAddr1>
Size: <b>A4</b>	Project Name: <b>B52</b>	Rev: <b>1.00</b>
Date: <b>Friday, June 28, 2019</b>	Sheet: <b>46</b>	of <b>82</b>







W x H: 392 x 254 mm

Title: Microphone_rear	
<OrgName>	Engineer: <OrgAddr1>
Size	Project Name
Custom	B52
Date: Friday, June 28, 2019	Sheet 47 of 82
Rev 1.00	












# WLAN+BT (M.2 1216) Only CNVi


REFCLK not used by ICL-HrP

## M.2 1216 Module

Antenna spring x5 Right side



Antenna spring Left side





3.3V +/- 0.165V  
200 mVPP, 10-500kHz  
300 mVpp -- allowed power rail noise  
TRISE (0-3.3V) < 10mSec  
RISING EDGE SHALL BE WITHOUT GLITCHES OR STEPS  
RIPPLE SHALL NOT DIP MORE THAN 0.3V; OTHERWISE MAY BE INTERPRETED AS POR


12/17 add for ANT CLIP MAIN




12/17 add for ANT CLIP AUX




LAYOUT NOTE:  
CNV\*D100 nets routed as 85-Ohm differential pairs  
LAYOUT NOTE:  
PLACE CNV\_WT\* TPS NEAR U5001;  
Stubs should be minimized and limited to just a VIA for access  
Consider removing CNV\_WT\* TPs in later builds









EV2.5 8 Oct 2016 TCON JTAG CAD: Place on Side B closer to P5701




CAD: Place U5701 near PCH (U2001)




EV2.5 8 Oct 2016 SPI Buffer



-VCC\_EDP\_BUILT\_OUT



Backlight Control Switch



TRUTH TABLE		
S+ (Pin 9)	S- (Pin 10)	FUNCTION
X	0	D+ = HSED1+
X	1	D+ = HSED2+
0	X	D+ = HSED1+
1	X	D+ = HSED2+

Sp (PIN 10) : Select Line	Dp (Pin 1) : Output	Dm (Pin 2) : Output
BL_INST_ON_HINDISK = 0 (Default)	L_BACKLIGHT_EN = PANEL_LOAD_BUILT_EN (Default)	L_BACKLIGHT_PWM = PANEL_LOAD_PWM (Default)
BL_INST_ON_HINDISK = 1	L_SKLTEN	L_SKLTEN


W 1.627 x 2.507 mm





Title: <b>PECI</b>	
Engineer: <b>&lt;OrgAddr1&gt;</b>	
Project Name: <b>B52</b>	Rev: <b>1.00</b>
Date: <b>Friday, June 28, 2019</b>	
Sheet <b>52</b> of <b>82</b>	






W x H 437 x 328 mm


Title: Camera Rear			
<OrgName>		<OrgAddr1>	
Size	Project Name	Engineer	Rev
Custom	B52		1.00
Date:	Friday, June 28, 2019	Sheet	53 of 82






Title: <b>Camera Front</b>	
<OrgName>	<OrgAddr1>
Size: Project Name	Rev
Custom <b>B52</b>	1.00
Date: <b>Friday, June 28, 2019</b>	Sheet <b>54</b> of <b>82</b>










Title: +VCCSTG	
<OrgName>	Engineer: <OrgAddr1>
Size	Project Name
Custom	B52
Date: Friday, June 28, 2019	Sheet 56 of 82
Rev	1.00






Title: Camera power

Size	Project Name	Rev
Custom	B52	2.89.6
Date: Friday, June 28, 2019	Sheet 57 of 82	



$$PIN17 = PIN2 * PIN12 * PIN3 * PIN6$$



20160727sjs0530  
title is: Silega Controller


<b>Title:</b> <b>Silego Controller</b>	
<b>Engineer:</b> <b>&lt;OrgAddr1&gt;</b>	
<b>Size:</b> <b>Custom</b>	<b>Rev:</b> <b>1.00</b>
<b>Date:</b> <b>Friday, June 28, 2019</b>	<b>Sheet:</b> <b>58</b> <b>of</b> <b>82</b>






Title: +5VSB & +3P3VSB			
<OrgName>		Engineer: <OrgAddr1>	
Size	Project Name		Rev
Custom	B52		1.00
Date:	Friday, June 28, 2019	Sheet	59 of 82










Title: VNN BYPASS Rails	
OrgName: <OrgAddr1>	
Engineer: <OrgAddr1>	
Size: A3	Project Name: B52
Date: Friday, June 28, 2019	Rev: 1.00
Sheet: 61	of: 82



















Title: <b>+5V Load SW</b>		
<OrgName>		Engineer: <OrgAddr1>
Size	Project Name	Rev
A3	<b>B52</b>	1.00
Date: Friday, June 28, 2019	Sheet 64 of 82	





Title:		+3P3V Load SW	
<OrgName>		<OrgAddr1>	
Engineer:			
Size	Project Name	Rev	
A3	B52	1.00	
Date: Friday, June 28, 2019		Sheet	65 of 82

















+VCCIN Output Cap  
47uF\*5 + 5pcs DNP



+VCCIN Output Cap  
22uF\*8 + 5pcs DNP








W x H 357 x 241 mm		Title: <b>VCCIN_AUX_Controller</b>	
		Size: <b>Custom</b>	Project Name: <b>B52</b>
Date: <b>Friday, June 28, 2019</b>	Sheet: <b>69</b>	of: <b>82</b>	Rev: <b>1.00</b>



TRUTH TABLE		
S+ (PIN 8)	S- (PIN 10)	FUNCTION
X	0	D- = HSD1-
X	1	D- = HSD2-
0	X	D+ = HSD1+
1	X	D+ = HSD2+





Present State			Trigger	Output		
SL1_UART_TX	SL1_UART_RX	1W/2W Detect	Initial A/D read	SL1_UART_TX_SEL_N	SL1_UART_RX_SEL_N	SL Polarity
Low	Low	Detach	n/a	Low	Low	Detach
Low	High	1W	n/a	High	Low	Straight up
High	Low	1W	n/a	Low	High	Reversed
High	High	2W	Valid	Low	Low	Straight up
High	High	2W	Invalid	High	High	Reversed

New add level shift at 12/7

20160823ajs0632 - SL1 Report errors to Steven  
 Power, Battery Connector  
**Title: SL1 Power, Battery Conn**  
 W4H 57C  
 2308  
 OrgName: \_\_\_\_\_ Engineer: <OrgAddr1>  
 Size Project Name **B52** Rev  
 Custom  
 Date: Friday, June 26, 2019 Sheet 70 of 82 1.00









### Common Mode Noise Filter CHOKE Follow E & H





### Table 1. 4-Level Control Pin Settings

LEVEL	SETTINGS
0	Option 1: Tie 1 k $\Omega$ 5% to GND. Option 2: Tie directly to GND.
R	Tie 20 k $\Omega$ 5% to GND.
F	Float (leave pin open)
1	Option 1: Tie 1 k $\Omega$ 5% to $V_{CC}$ . Option 2: Tie directly to $V_{CC}$ .







W x H 402 x 260 mm


Title: +3P3V_HPDP/LCD backlight/TB		
Engineer:		
Size A3	Project Name	Rev 1.00
Date: Friday, June 28, 2019	Sheet 72 of 82	






		Title: PCIe GPU	
<OrgName>		Engineer: <OrgAddr>	
Size	Project Name		Rev
A2	B52		1.00
Date: Friday, June 28, 2019		Sheet 79	of 82





This Page reference Marada


























Blade Flex Connector









W x H 427 x 276 mm

Title: Frames, Holes, & Mechanical			
Size		Project Name	Engineer: <OrgAddr1>
Custom		B52	Rev 1.00
Date: Friday, June 28, 2019		Sheet 76	of 82



S	OE	FUNCTION
X	H	Disconnect
L	L	D = D1
H	L	D = D2

S	OE	FUNCTION
X	H	Disconnect
L	L	D = D1
H	L	D = D2



With 60% x 1/2" Min	Title: Blank		
	<OrgName>	Engineer: <OrgAddr1>	
	Project Name		Rev
	Custom	B52	1.00
Date: Friday, June 28, 2019		Sheet 78 of 82	







FRAME 13		
2	GND74	24
3	GND75	25
4	GND76	26
5	GND77	27
6	GND78	28
7	GND79	29
8	GND80	30
9	GND81	31
10	GND82	32
11	GND83	33
12	GND84	34
13	GND85	35
14	GND86	36
15	GND87	37
16	GND88	38
17	GND89	39
18	GND90	40
19	GND91	41
20	GND92	42
21	GND93	43
22	GND94	44
23	GND95	45
24	GND96	46
25	GND97	47
26	GND98	48
27	GND99	49
28	GND100	50
29	GND101	51
30	GND102	52
31	GND103	53
32	GND104	54
33	GND105	55
34	GND106	56
35	GND107	57
36	GND108	58
37	GND109	59
38	GND110	60

SHIELDING_96P		
45	GND45	44
46	GND46	43
47	GND47	42
48	GND48	41
49	GND49	40
50	GND50	39
51	GND51	38
52	GND52	37
53	GND53	36
54	GND54	35
55	GND55	34
56	GND56	33
57	GND57	32
58	GND58	31
59	GND59	30
60	GND60	29
61	GND61	28
62	GND62	27
63	GND63	26
64	GND64	25
65	GND65	24
66	GND66	23
67	GND67	22
68	GND68	21
69	GND69	20
70	GND70	19
71	GND71	18
72	GND72	17
73	GND73	16
74	GND74	15
75	GND75	14
76	GND76	13
77	GND77	12
78	GND78	11
79	GND79	10
80	GND80	9
81	GND81	8
82	GND82	7
83	GND83	6
84	GND84	5
85	GND85	4
86	GND86	3
87	GND87	2
88	GND88	1
89	GND89	0
90	GND90	0
91	GND91	0
92	GND92	0
93	GND93	0
94	GND94	0
95	GND95	0
96	GND96	0

SHIELDING_TOP		
71	GND54	54
72	GND55	53
73	GND56	52
74	GND57	51
75	GND58	50
76	GND59	49
77	GND60	48
78	GND61	47
79	GND62	46
80	GND63	45
81	GND64	44
82	GND65	43
83	GND66	42
84	GND67	41
85	GND68	40
86	GND69	39
87	GND70	38
88	GND71	37
89	GND72	36
90	GND73	35
91	GND74	34
92	GND75	33
93	GND76	32
94	GND77	31
95	GND78	30
96	GND79	29
97	GND80	28
98	GND81	27
99	GND82	26
100	GND83	25
101	GND84	24
102	GND85	23
103	GND86	22
104	GND87	21
105	GND88	20
106	GND89	19
107	GND90	18
108	GND91	17
109	GND92	16
110	GND93	15
111	GND94	14
112	GND95	13
113	GND96	12
114	GND97	11
115	GND98	10
116	GND99	9
117	GND100	8
118	GND101	7
119	GND102	6
120	GND103	5
121	GND104	4
122	GND105	3
123	GND106	2
124	GND107	1
125	GND108	0
126	GND109	0
127	GND110	0
128	GND111	0
129	GND112	0
130	GND113	0
131	GND114	0
132	GND115	0
133	GND116	0
134	GND117	0
135	GND118	0
136	GND119	0
137	GND120	0
138	GND121	0
139	GND122	0
140	GND123	0
141	GND124	0
142	GND125	0
143	GND126	0
144	GND127	0
145	GND128	0
146	GND129	0
147	GND130	0
148	GND131	0
149	GND132	0
150	GND133	0
151	GND134	0
152	GND135	0
153	GND136	0
154	GND137	0
155	GND138	0
156	GND139	0
157	GND140	0
158	GND141	0
159	GND142	0
160	GND143	0
161	GND144	0
162	GND145	0
163	GND146	0
164	GND147	0
165	GND148	0
166	GND149	0
167	GND150	0
168	GND151	0
169	GND152	0
170	GND153	0
171	GND154	0
172	GND155	0
173	GND156	0
174	GND157	0
175	GND158	0
176	GND159	0
177	GND160	0
178	GND161	0
179	GND162	0
180	GND163	0
181	GND164	0
182	GND165	0
183	GND166	0
184	GND167	0
185	GND168	0
186	GND169	0
187	GND170	0
188	GND171	0
189	GND172	0
190	GND173	0
191	GND174	0
192	GND175	0
193	GND176	0
194	GND177	0
195	GND178	0
196	GND179	0
197	GND180	0
198	GND181	0
199	GND182	0
200	GND183	0
201	GND184	0
202	GND185	0
203	GND186	0
204	GND187	0
205	GND188	0
206	GND189	0
207	GND190	0
208	GND191	0
209	GND192	0
210	GND193	0
211	GND194	0
212	GND195	0
213	GND196	0
214	GND197	0
215	GND198	0
216	GND199	0
217	GND200	0
218	GND201	0
219	GND202	0
220	GND203	0
221	GND204	0
222	GND205	0
223	GND206	0
224	GND207	0
225	GND208	0
226	GND209	0
227	GND210	0
228	GND211	0
229	GND212	0
230	GND213	0
231	GND214	0
232	GND215	0
233	GND216	0
234	GND217	0
235	GND218	0
236	GND219	0
237	GND220	0
238	GND221	0
239	GND222	0
240	GND223	0
241	GND224	0
242	GND225	0
243	GND226	0
244	GND227	0
245	GND228	0
246	GND229	0
247	GND230	0
248	GND231	0
249	GND232	0
250	GND233	0
251	GND234	0
252	GND235	0
253	GND236	0
254	GND237	0
255	GND238	0
256	GND239	0
257	GND240	0
258	GND241	0
259	GND242	0
260	GND243	0
261	GND244	0
262	GND245	0
263	GND246	0
264	GND247	0
265	GND248	0
266	GND249	0
267	GND250	0
268	GND251	0
269	GND252	0
270	GND253	0
271	GND254	0
272	GND255	0
273	GND256	0
274	GND257	0
275	GND258	0
276	GND259	0
277	GND260	0
278	GND261	0
279	GND262	0
280	GND263	0
281	GND264	0
282	GND265	0
283	GND266	0
284	GND267	0
285	GND268	0
286	GND269	0
287	GND270	0
288	GND271	0
289	GND272	0
290	GND273	0
291	GND274	0
292	GND275	0
293	GND276	0
294	GND277	0
295	GND278	0
296	GND279	0
297	GND280	0
298	GND281	0
299	GND282	0
300	GND283	0
301	GND284	0
302	GND285	0
303	GND286	0
304	GND287	0
305	GND288	0
306	GND289	0
307	GND290	0
308	GND291	0
309	GND292	0
310	GND293	0
311	GND294	0
312	GND295	0
313	GND296	0
314	GND297	0
315	GND298	0
316	GND299	0
317	GND300	0
318	GND301	0
319	GND302	0
320	GND303	0
321	GND304	0
322	GND305	0
323	GND306	0
324	GND307	0
325	GND308	0
326	GND309	0
327	GND310	0
328	GND311	0
329	GND312	0
330	GND313	0
331	GND314	0
332	GND315	0
333	GND316	0
334	GND317	0
335	GND318	0
336	GND319	0
337	GND320	0
338	GND321	0
339	GND322	0
340	GND323	0
341	GND324	0
342	GND325	0
343	GND326	0
344	GND327	0
345	GND328	0
346	GND329	0
347	GND330	0
348	GND331	0
349	GND332	0
350	GND333	0
351	GND334	0
352	GND335	0
353	GND336	0
354	GND337	0
355	GND338	0
356	GND339	0
357	GND340	0
358	GND341	0
359	GND342	0
360	GND343	0
361	GND344	0
362	GND345	0
363	GND346	0
364	GND347	0
365	GND348	0
366	GND349	0
367	GND350	0
368	GND351	0
369	GND352	0
370	GND353	0
371	GND354	0
372	GND355	0
373	GND356	0
374	GND357	0
375	GND358	0
376	GND359	0
377	GND360	0
378	GND361	0
379	GND362	0
380	GND363	0
381	GND364	0
382	GND365	0
383	GND366	0
384	GND367	0
385	GND368	0
386	GND369	0
387	GND370	0
388	GND371	0
389	GND372	0
390	GND373	0
391	GND374	0
392	GND375	0
393	GND376	0
394	GND377	0
395	GND378	0
396	GND379	0
397	GND380	0
398	GND381	0
399	GND382	0
400	GND383	0
401	GND384	0
402	GND385	0
403	GND386	0
404	GND387	0
405	GND388	0
406	GND389	0
407	GND390	0
408	GND391	0
409	GND392	0
410	GND393	0
411	GND394	0
412	GND395	0
413	GND396	0
414	GND397	0
415	GND398	0
416	GND399	0
417	GND400	0
418	GND401	0
419	GND402	0
420	GND403	0





Title: <b>X</b>	
Engineer: <b>&lt;OrgAddr&gt;</b>	
Project Name: <b>B52</b>	
Size: <b>A2</b>	Rev: <b>1.00</b>
Date: <b>Friday, June 28, 2019</b>	
Sheet <b>01</b> of <b>02</b>	